w11 - vhd 0.794
W11 CPU core and support modules
Loading...
Searching...
No Matches
Constants | Instantiations | Processes | Signals
sim Architecture Reference
Architecture >> sim

Processes

proc_stim 
proc_moni 

Constants

clock_period  Delay_length := 20 ns
clock_offset  Delay_length := 200 ns
setup_time  Delay_length := 5 ns
c2out_time  Delay_length := 10 ns

Signals

CLK  slbit := ' 0 '
RESET  slbit := ' 0 '
CLKDIV  slv5 := slv ( to_unsigned ( 15 , 5 ) )
RXSD  slbit := ' 1 '
RXDATA  slv8 := ( others = > ' 0 ' )
RXVAL  slbit := ' 0 '
RXERR  slbit := ' 0 '
RXACT  slbit := ' 0 '
CLK_STOP  slbit := ' 0 '
CLK_CYCLE  integer := 0
N_MON_VAL  slbit := ' 0 '
N_MON_ERR  slbit := ' 0 '
N_MON_DAT  slv8 := ( others = > ' 0 ' )
R_MON_VAL_1  slbit := ' 0 '
R_MON_ERR_1  slbit := ' 0 '
R_MON_DAT_1  slv8 := ( others = > ' 0 ' )
R_MON_VAL_2  slbit := ' 0 '
R_MON_ERR_2  slbit := ' 0 '
R_MON_DAT_2  slv8 := ( others = > ' 0 ' )

Instantiations

clkgen  simclk <Entity simclk>
clkcnt  simclkcnt <Entity simclkcnt>
uut  tbd_serport_uart_rx <Entity tbd_serport_uart_rx>

Detailed Description

Definition at line 45 of file tb_serport_uart_rx.vhd.

Member Function/Procedure/Process Documentation

◆ proc_stim()

proc_stim

Definition at line 100 of file tb_serport_uart_rx.vhd.

◆ proc_moni()

proc_moni ( )
Process

Definition at line 259 of file tb_serport_uart_rx.vhd.

Member Data Documentation

◆ CLK

CLK slbit := ' 0 '
Signal

Definition at line 47 of file tb_serport_uart_rx.vhd.

◆ RESET

RESET slbit := ' 0 '
Signal

Definition at line 48 of file tb_serport_uart_rx.vhd.

◆ CLKDIV

CLKDIV slv5 := slv ( to_unsigned ( 15 , 5 ) )
Signal

Definition at line 49 of file tb_serport_uart_rx.vhd.

◆ RXSD

RXSD slbit := ' 1 '
Signal

Definition at line 50 of file tb_serport_uart_rx.vhd.

◆ RXDATA

RXDATA slv8 := ( others = > ' 0 ' )
Signal

Definition at line 51 of file tb_serport_uart_rx.vhd.

◆ RXVAL

RXVAL slbit := ' 0 '
Signal

Definition at line 52 of file tb_serport_uart_rx.vhd.

◆ RXERR

RXERR slbit := ' 0 '
Signal

Definition at line 53 of file tb_serport_uart_rx.vhd.

◆ RXACT

RXACT slbit := ' 0 '
Signal

Definition at line 54 of file tb_serport_uart_rx.vhd.

◆ CLK_STOP

CLK_STOP slbit := ' 0 '
Signal

Definition at line 56 of file tb_serport_uart_rx.vhd.

◆ CLK_CYCLE

CLK_CYCLE integer := 0
Signal

Definition at line 57 of file tb_serport_uart_rx.vhd.

◆ N_MON_VAL

N_MON_VAL slbit := ' 0 '
Signal

Definition at line 59 of file tb_serport_uart_rx.vhd.

◆ N_MON_ERR

N_MON_ERR slbit := ' 0 '
Signal

Definition at line 60 of file tb_serport_uart_rx.vhd.

◆ N_MON_DAT

N_MON_DAT slv8 := ( others = > ' 0 ' )
Signal

Definition at line 61 of file tb_serport_uart_rx.vhd.

◆ R_MON_VAL_1

R_MON_VAL_1 slbit := ' 0 '
Signal

Definition at line 62 of file tb_serport_uart_rx.vhd.

◆ R_MON_ERR_1

R_MON_ERR_1 slbit := ' 0 '
Signal

Definition at line 63 of file tb_serport_uart_rx.vhd.

◆ R_MON_DAT_1

R_MON_DAT_1 slv8 := ( others = > ' 0 ' )
Signal

Definition at line 64 of file tb_serport_uart_rx.vhd.

◆ R_MON_VAL_2

R_MON_VAL_2 slbit := ' 0 '
Signal

Definition at line 65 of file tb_serport_uart_rx.vhd.

◆ R_MON_ERR_2

R_MON_ERR_2 slbit := ' 0 '
Signal

Definition at line 66 of file tb_serport_uart_rx.vhd.

◆ R_MON_DAT_2

R_MON_DAT_2 slv8 := ( others = > ' 0 ' )
Signal

Definition at line 67 of file tb_serport_uart_rx.vhd.

◆ clock_period

clock_period Delay_length := 20 ns
Constant

Definition at line 69 of file tb_serport_uart_rx.vhd.

◆ clock_offset

clock_offset Delay_length := 200 ns
Constant

Definition at line 70 of file tb_serport_uart_rx.vhd.

◆ setup_time

setup_time Delay_length := 5 ns
Constant

Definition at line 71 of file tb_serport_uart_rx.vhd.

◆ c2out_time

c2out_time Delay_length := 10 ns
Constant

Definition at line 72 of file tb_serport_uart_rx.vhd.

◆ clkgen

clkgen simclk
Instantiation

Definition at line 83 of file tb_serport_uart_rx.vhd.

◆ clkcnt

clkcnt simclkcnt
Instantiation

Definition at line 85 of file tb_serport_uart_rx.vhd.

◆ uut

uut tbd_serport_uart_rx
Instantiation

Definition at line 97 of file tb_serport_uart_rx.vhd.

The documentation for this design unit was generated from the following file: