w11 - vhd 0.794
W11 CPU core and support modules
Loading...
Searching...
No Matches
Constants | Instantiations | Processes | Signals
sim Architecture Reference
Architecture >> sim

Processes

proc_stim 
proc_moni 
proc_memon 

Constants

clock_period  Delay_length := 20 ns
clock_offset  Delay_length := 200 ns
setup_time  Delay_length := 5 ns
c2out_time  Delay_length := 10 ns

Signals

CLK  slbit := ' 0 '
RESET  slbit := ' 0 '
REQ  slbit := ' 0 '
WE  slbit := ' 0 '
BUSY  slbit := ' 0 '
ACK_R  slbit := ' 0 '
ACK_W  slbit := ' 0 '
ACT_R  slbit := ' 0 '
ACT_W  slbit := ' 0 '
ADDR  slv17 := ( others = > ' 0 ' )
BE  slv4 := ( others = > ' 0 ' )
DI  slv32 := ( others = > ' 0 ' )
DO  slv32 := ( others = > ' 0 ' )
O_MEM_CE_N  slbit := ' 0 '
O_MEM_WE_N  slbit := ' 0 '
O_MEM_OE_N  slbit := ' 0 '
O_MEM_ADDR  slv19 := ( others = > ' 0 ' )
IO_MEM_DATA  slv8 := ( others = > ' 0 ' )
R_MEMON  slbit := ' 0 '
N_CHK_DATA  slbit := ' 0 '
N_REF_DATA  slv32 := ( others = > ' 0 ' )
N_REF_ADDR  slv17 := ( others = > ' 0 ' )
R_CHK_DATA_AL  slbit := ' 0 '
R_REF_DATA_AL  slv32 := ( others = > ' 0 ' )
R_REF_ADDR_AL  slv17 := ( others = > ' 0 ' )
R_CHK_DATA_DL  slbit := ' 0 '
R_REF_DATA_DL  slv32 := ( others = > ' 0 ' )
R_REF_ADDR_DL  slv17 := ( others = > ' 0 ' )
CLK_STOP  slbit := ' 0 '
CLK_CYCLE  integer := 0

Instantiations

clkgen  simclk <Entity simclk>
clkcnt  simclkcnt <Entity simclkcnt>
mem  is61wv5128bll <Entity is61wv5128bll>
uut  c7_sram_memctl <Entity c7_sram_memctl>

Detailed Description

Definition at line 41 of file tb_c7_sram_memctl.vhd.

Member Function/Procedure/Process Documentation

◆ proc_stim()

proc_stim

Definition at line 125 of file tb_c7_sram_memctl.vhd.

◆ proc_moni()

proc_moni ( )
Process

Definition at line 256 of file tb_c7_sram_memctl.vhd.

◆ proc_memon()

proc_memon ( )
Process

Definition at line 298 of file tb_c7_sram_memctl.vhd.

Member Data Documentation

◆ CLK

CLK slbit := ' 0 '
Signal

Definition at line 43 of file tb_c7_sram_memctl.vhd.

◆ RESET

RESET slbit := ' 0 '
Signal

Definition at line 44 of file tb_c7_sram_memctl.vhd.

◆ REQ

REQ slbit := ' 0 '
Signal

Definition at line 45 of file tb_c7_sram_memctl.vhd.

◆ WE

WE slbit := ' 0 '
Signal

Definition at line 46 of file tb_c7_sram_memctl.vhd.

◆ BUSY

BUSY slbit := ' 0 '
Signal

Definition at line 47 of file tb_c7_sram_memctl.vhd.

◆ ACK_R

ACK_R slbit := ' 0 '
Signal

Definition at line 48 of file tb_c7_sram_memctl.vhd.

◆ ACK_W

ACK_W slbit := ' 0 '
Signal

Definition at line 49 of file tb_c7_sram_memctl.vhd.

◆ ACT_R

ACT_R slbit := ' 0 '
Signal

Definition at line 50 of file tb_c7_sram_memctl.vhd.

◆ ACT_W

ACT_W slbit := ' 0 '
Signal

Definition at line 51 of file tb_c7_sram_memctl.vhd.

◆ ADDR

ADDR slv17 := ( others = > ' 0 ' )
Signal

Definition at line 52 of file tb_c7_sram_memctl.vhd.

◆ BE

BE slv4 := ( others = > ' 0 ' )
Signal

Definition at line 53 of file tb_c7_sram_memctl.vhd.

◆ DI

DI slv32 := ( others = > ' 0 ' )
Signal

Definition at line 54 of file tb_c7_sram_memctl.vhd.

◆ DO

DO slv32 := ( others = > ' 0 ' )
Signal

Definition at line 55 of file tb_c7_sram_memctl.vhd.

◆ O_MEM_CE_N

O_MEM_CE_N slbit := ' 0 '
Signal

Definition at line 56 of file tb_c7_sram_memctl.vhd.

◆ O_MEM_WE_N

O_MEM_WE_N slbit := ' 0 '
Signal

Definition at line 57 of file tb_c7_sram_memctl.vhd.

◆ O_MEM_OE_N

O_MEM_OE_N slbit := ' 0 '
Signal

Definition at line 58 of file tb_c7_sram_memctl.vhd.

◆ O_MEM_ADDR

O_MEM_ADDR slv19 := ( others = > ' 0 ' )
Signal

Definition at line 59 of file tb_c7_sram_memctl.vhd.

◆ IO_MEM_DATA

IO_MEM_DATA slv8 := ( others = > ' 0 ' )
Signal

Definition at line 60 of file tb_c7_sram_memctl.vhd.

◆ R_MEMON

R_MEMON slbit := ' 0 '
Signal

Definition at line 62 of file tb_c7_sram_memctl.vhd.

◆ N_CHK_DATA

N_CHK_DATA slbit := ' 0 '
Signal

Definition at line 63 of file tb_c7_sram_memctl.vhd.

◆ N_REF_DATA

N_REF_DATA slv32 := ( others = > ' 0 ' )
Signal

Definition at line 64 of file tb_c7_sram_memctl.vhd.

◆ N_REF_ADDR

N_REF_ADDR slv17 := ( others = > ' 0 ' )
Signal

Definition at line 65 of file tb_c7_sram_memctl.vhd.

◆ R_CHK_DATA_AL

R_CHK_DATA_AL slbit := ' 0 '
Signal

Definition at line 66 of file tb_c7_sram_memctl.vhd.

◆ R_REF_DATA_AL

R_REF_DATA_AL slv32 := ( others = > ' 0 ' )
Signal

Definition at line 67 of file tb_c7_sram_memctl.vhd.

◆ R_REF_ADDR_AL

R_REF_ADDR_AL slv17 := ( others = > ' 0 ' )
Signal

Definition at line 68 of file tb_c7_sram_memctl.vhd.

◆ R_CHK_DATA_DL

R_CHK_DATA_DL slbit := ' 0 '
Signal

Definition at line 69 of file tb_c7_sram_memctl.vhd.

◆ R_REF_DATA_DL

R_REF_DATA_DL slv32 := ( others = > ' 0 ' )
Signal

Definition at line 70 of file tb_c7_sram_memctl.vhd.

◆ R_REF_ADDR_DL

R_REF_ADDR_DL slv17 := ( others = > ' 0 ' )
Signal

Definition at line 71 of file tb_c7_sram_memctl.vhd.

◆ CLK_STOP

CLK_STOP slbit := ' 0 '
Signal

Definition at line 73 of file tb_c7_sram_memctl.vhd.

◆ CLK_CYCLE

CLK_CYCLE integer := 0
Signal

Definition at line 74 of file tb_c7_sram_memctl.vhd.

◆ clock_period

clock_period Delay_length := 20 ns
Constant

Definition at line 76 of file tb_c7_sram_memctl.vhd.

◆ clock_offset

clock_offset Delay_length := 200 ns
Constant

Definition at line 77 of file tb_c7_sram_memctl.vhd.

◆ setup_time

setup_time Delay_length := 5 ns
Constant

Definition at line 78 of file tb_c7_sram_memctl.vhd.

◆ c2out_time

c2out_time Delay_length := 10 ns
Constant

Definition at line 79 of file tb_c7_sram_memctl.vhd.

◆ clkgen

clkgen simclk
Instantiation

Definition at line 90 of file tb_c7_sram_memctl.vhd.

◆ clkcnt

clkcnt simclkcnt
Instantiation

Definition at line 92 of file tb_c7_sram_memctl.vhd.

◆ mem

mem 61wv5128bll
Instantiation

Definition at line 101 of file tb_c7_sram_memctl.vhd.

◆ uut

uut c7_sram_memctl
Instantiation

Definition at line 123 of file tb_c7_sram_memctl.vhd.

The documentation for this design unit was generated from the following file: