w11 - vhd 0.794
W11 CPU core and support modules
Loading...
Searching...
No Matches
Constants | Instantiations | Signals
syn Architecture Reference
Architecture >> syn

Constants

conf2_cd  integer := ( CLK_MHZ + 25 ) / 26
init_42  bv16 := to_bitvector ( slv ( to_unsigned ( 256 * conf2_cd , 16 ) ) )

Signals

SM_DEN  slbit := ' 0 '
SM_DWE  slbit := ' 0 '
SM_DADDR  slv7 := ( others = > ' 0 ' )
SM_DI  slv16 := ( others = > ' 0 ' )
SM_DO  slv16 := ( others = > ' 0 ' )
SM_DRDY  slbit := ' 0 '
SM_EOS  slbit := ' 0 '
SM_EOC  slbit := ' 0 '
SM_RESET  slbit := ' 0 '
SM_CHAN  slv5 := ( others = > ' 0 ' )
SM_ALM  slv8 := ( others = > ' 0 ' )
SM_OT  slbit := ' 0 '
SM_JTAGLOCKED  slbit := ' 0 '
SM_JTAGMODIFIED  slbit := ' 0 '
SM_JTAGBUSY  slbit := ' 0 '

Instantiations

sm  xadc
smrb  sysmon_rbus_core <Entity sysmon_rbus_core>

Detailed Description

Definition at line 64 of file sysmonx_rbus_base.vhd.

Member Data Documentation

◆ conf2_cd

conf2_cd integer := ( CLK_MHZ + 25 ) / 26
Constant

Definition at line 66 of file sysmonx_rbus_base.vhd.

◆ init_42

init_42 bv16 := to_bitvector ( slv ( to_unsigned ( 256 * conf2_cd , 16 ) ) )
Constant

Definition at line 67 of file sysmonx_rbus_base.vhd.

◆ SM_DEN

SM_DEN slbit := ' 0 '
Signal

Definition at line 69 of file sysmonx_rbus_base.vhd.

◆ SM_DWE

SM_DWE slbit := ' 0 '
Signal

Definition at line 70 of file sysmonx_rbus_base.vhd.

◆ SM_DADDR

SM_DADDR slv7 := ( others = > ' 0 ' )
Signal

Definition at line 71 of file sysmonx_rbus_base.vhd.

◆ SM_DI

SM_DI slv16 := ( others = > ' 0 ' )
Signal

Definition at line 72 of file sysmonx_rbus_base.vhd.

◆ SM_DO

SM_DO slv16 := ( others = > ' 0 ' )
Signal

Definition at line 73 of file sysmonx_rbus_base.vhd.

◆ SM_DRDY

SM_DRDY slbit := ' 0 '
Signal

Definition at line 74 of file sysmonx_rbus_base.vhd.

◆ SM_EOS

SM_EOS slbit := ' 0 '
Signal

Definition at line 75 of file sysmonx_rbus_base.vhd.

◆ SM_EOC

SM_EOC slbit := ' 0 '
Signal

Definition at line 76 of file sysmonx_rbus_base.vhd.

◆ SM_RESET

SM_RESET slbit := ' 0 '
Signal

Definition at line 77 of file sysmonx_rbus_base.vhd.

◆ SM_CHAN

SM_CHAN slv5 := ( others = > ' 0 ' )
Signal

Definition at line 78 of file sysmonx_rbus_base.vhd.

◆ SM_ALM

SM_ALM slv8 := ( others = > ' 0 ' )
Signal

Definition at line 79 of file sysmonx_rbus_base.vhd.

◆ SM_OT

SM_OT slbit := ' 0 '
Signal

Definition at line 80 of file sysmonx_rbus_base.vhd.

◆ SM_JTAGLOCKED

SM_JTAGLOCKED slbit := ' 0 '
Signal

Definition at line 81 of file sysmonx_rbus_base.vhd.

◆ SM_JTAGMODIFIED

SM_JTAGMODIFIED slbit := ' 0 '
Signal

Definition at line 82 of file sysmonx_rbus_base.vhd.

◆ SM_JTAGBUSY

SM_JTAGBUSY slbit := ' 0 '
Signal

Definition at line 83 of file sysmonx_rbus_base.vhd.

◆ sm

sm xadc
Instantiation

Definition at line 150 of file sysmonx_rbus_base.vhd.

◆ smrb

smrb sysmon_rbus_core
Instantiation

Definition at line 178 of file sysmonx_rbus_base.vhd.

The documentation for this design unit was generated from the following file: