w11 - vhd 0.794
W11 CPU core and support modules
Loading...
Searching...
No Matches
Generics | Libraries | Ports | Use Clauses
sysmon_rbus_core Entity Reference
Inheritance diagram for sysmon_rbus_core:
[legend]

Entities

syn  architecture
 

Libraries

ieee 

Use Clauses

std_logic_1164 
numeric_std 
slvtypes  Package <slvtypes>
rblib  Package <rblib>
sysmonrbuslib  Package <sysmonrbuslib>

Generics

DAWIDTH  positive := 7
ALWIDTH  positive := 8
TEWIDTH  positive := 12
IBASE  slv8 := x " 78 "
RB_ADDR  slv16 := x " fb00 "

Ports

CLK   in   slbit
RESET   in   slbit := ' 0 '
RB_MREQ   in   rb_mreq_type
RB_SRES   out   rb_sres_type
SM_DEN   out   slbit
SM_DWE   out   slbit
SM_DADDR   out   slv ( DAWIDTH - 1 downto 0 )
SM_DI   out   slv16
SM_DO   in   slv16
SM_DRDY   in   slbit
SM_EOS   in   slbit
SM_RESET   out   slbit
SM_ALM   in   slv ( ALWIDTH - 1 downto 0 )
SM_OT   in   slbit
SM_JTAGBUSY   in   slbit
SM_JTAGLOCKED   in   slbit
SM_JTAGMODIFIED   in   slbit
TEMP   out   slv ( TEWIDTH - 1 downto 0 )

Detailed Description

Definition at line 58 of file sysmon_rbus_core.vhd.

Member Data Documentation

◆ DAWIDTH

DAWIDTH positive := 7
Generic

Definition at line 60 of file sysmon_rbus_core.vhd.

◆ ALWIDTH

ALWIDTH positive := 8
Generic

Definition at line 61 of file sysmon_rbus_core.vhd.

◆ TEWIDTH

TEWIDTH positive := 12
Generic

Definition at line 62 of file sysmon_rbus_core.vhd.

◆ IBASE

IBASE slv8 := x " 78 "
Generic

Definition at line 63 of file sysmon_rbus_core.vhd.

◆ RB_ADDR

RB_ADDR slv16 := x " fb00 "
Generic

Definition at line 64 of file sysmon_rbus_core.vhd.

◆ CLK

CLK in slbit
Port

Definition at line 66 of file sysmon_rbus_core.vhd.

◆ RESET

RESET in slbit := ' 0 '
Port

Definition at line 67 of file sysmon_rbus_core.vhd.

◆ RB_MREQ

RB_MREQ in rb_mreq_type
Port

Definition at line 68 of file sysmon_rbus_core.vhd.

◆ RB_SRES

RB_SRES out rb_sres_type
Port

Definition at line 69 of file sysmon_rbus_core.vhd.

◆ SM_DEN

SM_DEN out slbit
Port

Definition at line 70 of file sysmon_rbus_core.vhd.

◆ SM_DWE

SM_DWE out slbit
Port

Definition at line 71 of file sysmon_rbus_core.vhd.

◆ SM_DADDR

SM_DADDR out slv ( DAWIDTH - 1 downto 0 )
Port

Definition at line 72 of file sysmon_rbus_core.vhd.

◆ SM_DI

SM_DI out slv16
Port

Definition at line 73 of file sysmon_rbus_core.vhd.

◆ SM_DO

SM_DO in slv16
Port

Definition at line 74 of file sysmon_rbus_core.vhd.

◆ SM_DRDY

SM_DRDY in slbit
Port

Definition at line 75 of file sysmon_rbus_core.vhd.

◆ SM_EOS

SM_EOS in slbit
Port

Definition at line 76 of file sysmon_rbus_core.vhd.

◆ SM_RESET

SM_RESET out slbit
Port

Definition at line 77 of file sysmon_rbus_core.vhd.

◆ SM_ALM

SM_ALM in slv ( ALWIDTH - 1 downto 0 )
Port

Definition at line 78 of file sysmon_rbus_core.vhd.

◆ SM_OT

SM_OT in slbit
Port

Definition at line 79 of file sysmon_rbus_core.vhd.

◆ SM_JTAGBUSY

SM_JTAGBUSY in slbit
Port

Definition at line 80 of file sysmon_rbus_core.vhd.

◆ SM_JTAGLOCKED

SM_JTAGLOCKED in slbit
Port

Definition at line 81 of file sysmon_rbus_core.vhd.

◆ SM_JTAGMODIFIED

SM_JTAGMODIFIED in slbit
Port

Definition at line 82 of file sysmon_rbus_core.vhd.

◆ TEMP

TEMP out slv ( TEWIDTH - 1 downto 0 )
Port

Definition at line 84 of file sysmon_rbus_core.vhd.

◆ ieee

ieee
Library

Definition at line 48 of file sysmon_rbus_core.vhd.

◆ std_logic_1164

std_logic_1164
use clause

Definition at line 49 of file sysmon_rbus_core.vhd.

◆ numeric_std

numeric_std
use clause

Definition at line 50 of file sysmon_rbus_core.vhd.

◆ slvtypes

slvtypes
use clause

Definition at line 52 of file sysmon_rbus_core.vhd.

◆ rblib

rblib
use clause

Definition at line 53 of file sysmon_rbus_core.vhd.

◆ sysmonrbuslib

sysmonrbuslib
use clause

Definition at line 54 of file sysmon_rbus_core.vhd.

The documentation for this design unit was generated from the following file: