w11 - vhd 0.794
W11 CPU core and support modules
Loading...
Searching...
No Matches
Constants | Instantiations | Processes | Records | Signals
syn Architecture Reference
Architecture >> syn

Processes

proc_regs  ( CLK )

Constants

addrzero  slv ( AWIDTH - 1 downto 1 ) := ( others = > ' 0 ' )
regs_init  regs_type := ( ' 0 ' , ' 0 ' , ( others = > ' 0 ' ) , addrzero )

Signals

R_REGS  regs_type := regs_init
N_REGS  regs_type := regs_init
MEM_ENB  slbit := ' 0 '
MEM_WEA  slv2 := " 00 "
MEM_DOA  slv16 := ( others = > ' 0 ' )

Records

regs_type 
req_r slbit
req_w slbit
be slv2
addr slv ( AWIDTH - 1 downto 1 )

Instantiations

mem_byt0  ram_2swsr_rfirst_gen <Entity ram_2swsr_rfirst_gen>
mem_byt1  ram_2swsr_rfirst_gen <Entity ram_2swsr_rfirst_gen>

Detailed Description

Definition at line 41 of file pdp11_bram.vhd.

Member Function/Procedure/Process Documentation

◆ proc_regs()

proc_regs (   CLK)

Definition at line 104 of file pdp11_bram.vhd.

Member Data Documentation

◆ regs_type

regs_type
Record

Definition at line 43 of file pdp11_bram.vhd.

◆ req_r

req_r slbit
Record

Definition at line 44 of file pdp11_bram.vhd.

◆ req_w

req_w slbit
Record

Definition at line 45 of file pdp11_bram.vhd.

◆ be

be slv2
Record

Definition at line 46 of file pdp11_bram.vhd.

◆ addr

addr slv ( AWIDTH - 1 downto 1 )
Record

Definition at line 47 of file pdp11_bram.vhd.

◆ addrzero

addrzero slv ( AWIDTH - 1 downto 1 ) := ( others = > ' 0 ' )
Constant

Definition at line 50 of file pdp11_bram.vhd.

◆ regs_init

regs_init regs_type := ( ' 0 ' , ' 0 ' , ( others = > ' 0 ' ) , addrzero )
Constant

Definition at line 52 of file pdp11_bram.vhd.

◆ R_REGS

R_REGS regs_type := regs_init
Signal

Definition at line 58 of file pdp11_bram.vhd.

◆ N_REGS

N_REGS regs_type := regs_init
Signal

Definition at line 59 of file pdp11_bram.vhd.

◆ MEM_ENB

MEM_ENB slbit := ' 0 '
Signal

Definition at line 61 of file pdp11_bram.vhd.

◆ MEM_WEA

MEM_WEA slv2 := " 00 "
Signal

Definition at line 62 of file pdp11_bram.vhd.

◆ MEM_DOA

MEM_DOA slv16 := ( others = > ' 0 ' )
Signal

Definition at line 63 of file pdp11_bram.vhd.

◆ mem_byt0

mem_byt0 ram_2swsr_rfirst_gen
Instantiation

Definition at line 83 of file pdp11_bram.vhd.

◆ mem_byt1

mem_byt1 ram_2swsr_rfirst_gen
Instantiation

Definition at line 102 of file pdp11_bram.vhd.

The documentation for this design unit was generated from the following file: