w11 - vhd 0.794
W11 CPU core and support modules
Loading...
Searching...
No Matches
Instantiations | Signals
syn Architecture Reference
Architecture >> syn

Signals

CLK  slbit := ' 0 '
RESET  slbit := ' 0 '
CE_USEC  slbit := ' 0 '
CE_MSEC  slbit := ' 0 '
RXD  slbit := ' 0 '
TXD  slbit := ' 0 '
CTS_N  slbit := ' 0 '
RTS_N  slbit := ' 0 '
SWI  slv8 := ( others = > ' 0 ' )
BTN  slv5 := ( others = > ' 0 ' )
LED  slv8 := ( others = > ' 0 ' )
DSP_DAT  slv16 := ( others = > ' 0 ' )
DSP_DP  slv4 := ( others = > ' 0 ' )
HIO_CNTL  hio_cntl_type := hio_cntl_init
HIO_STAT  hio_stat_type := hio_stat_init
RXDATA  slv8 := ( others = > ' 0 ' )
RXVAL  slbit := ' 0 '
RXHOLD  slbit := ' 0 '
TXDATA  slv8 := ( others = > ' 0 ' )
TXENA  slbit := ' 0 '
TXBUSY  slbit := ' 0 '
SER_MONI  serport_moni_type := serport_moni_init

Instantiations

clkdiv  clkdivce <Entity clkdivce>
hio  sn_humanio <Entity sn_humanio>
hiomap  tst_serloop_hiomap <Entity tst_serloop_hiomap>
iob_rs232  bp_rs232_2l4l_iob <Entity bp_rs232_2l4l_iob>
serport  serport_1clock <Entity serport_1clock>
tester  tst_serloop <Entity tst_serloop>
sram_prot  nx_cram_dummy <Entity nx_cram_dummy>

Detailed Description

Definition at line 77 of file sys_tst_serloop1_n3.vhd.

Member Data Documentation

◆ CLK

CLK slbit := ' 0 '
Signal

Definition at line 79 of file sys_tst_serloop1_n3.vhd.

◆ RESET

RESET slbit := ' 0 '
Signal

Definition at line 80 of file sys_tst_serloop1_n3.vhd.

◆ CE_USEC

CE_USEC slbit := ' 0 '
Signal

Definition at line 82 of file sys_tst_serloop1_n3.vhd.

◆ CE_MSEC

CE_MSEC slbit := ' 0 '
Signal

Definition at line 83 of file sys_tst_serloop1_n3.vhd.

◆ RXD

RXD slbit := ' 0 '
Signal

Definition at line 85 of file sys_tst_serloop1_n3.vhd.

◆ TXD

TXD slbit := ' 0 '
Signal

Definition at line 86 of file sys_tst_serloop1_n3.vhd.

◆ CTS_N

CTS_N slbit := ' 0 '
Signal

Definition at line 87 of file sys_tst_serloop1_n3.vhd.

◆ RTS_N

RTS_N slbit := ' 0 '
Signal

Definition at line 88 of file sys_tst_serloop1_n3.vhd.

◆ SWI

SWI slv8 := ( others = > ' 0 ' )
Signal

Definition at line 90 of file sys_tst_serloop1_n3.vhd.

◆ BTN

BTN slv5 := ( others = > ' 0 ' )
Signal

Definition at line 91 of file sys_tst_serloop1_n3.vhd.

◆ LED

LED slv8 := ( others = > ' 0 ' )
Signal

Definition at line 92 of file sys_tst_serloop1_n3.vhd.

◆ DSP_DAT

DSP_DAT slv16 := ( others = > ' 0 ' )
Signal

Definition at line 93 of file sys_tst_serloop1_n3.vhd.

◆ DSP_DP

DSP_DP slv4 := ( others = > ' 0 ' )
Signal

Definition at line 94 of file sys_tst_serloop1_n3.vhd.

◆ HIO_CNTL

HIO_CNTL hio_cntl_type := hio_cntl_init
Signal

Definition at line 96 of file sys_tst_serloop1_n3.vhd.

◆ HIO_STAT

HIO_STAT hio_stat_type := hio_stat_init
Signal

Definition at line 97 of file sys_tst_serloop1_n3.vhd.

◆ RXDATA

RXDATA slv8 := ( others = > ' 0 ' )
Signal

Definition at line 99 of file sys_tst_serloop1_n3.vhd.

◆ RXVAL

RXVAL slbit := ' 0 '
Signal

Definition at line 100 of file sys_tst_serloop1_n3.vhd.

◆ RXHOLD

RXHOLD slbit := ' 0 '
Signal

Definition at line 101 of file sys_tst_serloop1_n3.vhd.

◆ TXDATA

TXDATA slv8 := ( others = > ' 0 ' )
Signal

Definition at line 102 of file sys_tst_serloop1_n3.vhd.

◆ TXENA

TXENA slbit := ' 0 '
Signal

Definition at line 103 of file sys_tst_serloop1_n3.vhd.

◆ TXBUSY

TXBUSY slbit := ' 0 '
Signal

Definition at line 104 of file sys_tst_serloop1_n3.vhd.

◆ SER_MONI

SER_MONI serport_moni_type := serport_moni_init
Signal

Definition at line 106 of file sys_tst_serloop1_n3.vhd.

◆ clkdiv

clkdiv clkdivce
Instantiation

Definition at line 121 of file sys_tst_serloop1_n3.vhd.

◆ hio

hio sn_humanio
Instantiation

Definition at line 141 of file sys_tst_serloop1_n3.vhd.

◆ hiomap

hiomap tst_serloop_hiomap
Instantiation

Definition at line 157 of file sys_tst_serloop1_n3.vhd.

◆ iob_rs232

iob_rs232 bp_rs232_2l4l_iob
Instantiation

Definition at line 174 of file sys_tst_serloop1_n3.vhd.

◆ serport

serport serport_1clock
Instantiation

Definition at line 199 of file sys_tst_serloop1_n3.vhd.

◆ tester

tester tst_serloop
Instantiation

Definition at line 215 of file sys_tst_serloop1_n3.vhd.

◆ sram_prot

sram_prot nx_cram_dummy
Instantiation

Definition at line 229 of file sys_tst_serloop1_n3.vhd.

The documentation for this design unit was generated from the following file: