w11 - vhd 0.794
W11 CPU core and support modules
Loading...
Searching...
No Matches
syn Architecture Reference
Architecture >> syn

Processes

proc_regs  ( CLK )
proc_txnext  ( R_TXREGS , CNTL , DI , RL_BUSY )
proc_rxnext  ( R_RXREGS , CNTL , RL_DO , RL_VAL )

Constants

d_f_cflag  integer := 8
txregs_init  txregs_type := ( s_txidle , " 000 " , " 00000 " , ( others = > ' 0 ' ) , ( others = > ' 0 ' ) , ( others = > ' 0 ' ) , ' 0 ' , ( others = > ' 0 ' ) , ' 0 ' , ' 0 ' )
rxregs_init  rxregs_type := ( s_rxidle , " 000 " , ( others = > ' 0 ' ) , ( others = > ' 0 ' ) , ( others = > ' 0 ' ) , ( others = > ' 0 ' ) , ( others = > ' 0 ' ) , ' 0 ' , ' 0 ' , ( others = > ' 0 ' ) , ' 0 ' , ' 0 ' , ( others = > ' 0 ' ) )

Types

txstate_type  ( s_txidle , s_txsop , s_txeop , s_txcmd , s_txal , s_txah , s_txcl , s_txch , s_txdl , s_txdh , s_txcrcl1 , s_txcrch1 , s_txwbld , s_txwbdl , s_txwbdh , s_txcrcl2 , s_txcrch2 )
rxstate_type  ( s_rxidle , s_rxcmd , s_rxcl , s_rxch , s_rxbabo , s_rxdcl , s_rxdch , s_rxdl , s_rxdh , s_rxstat , s_rxcrcl , s_rxcrch , s_rxapl , s_rxaph , s_rxacl , s_rxach )

Subtypes

d_f_data  integer range 7 downto 0
f_byte1  integer range 15 downto 8
f_byte0  integer range 7 downto 0

Signals

R_TXREGS  txregs_type := txregs_init
N_TXREGS  txregs_type := txregs_init
R_RXREGS  rxregs_type := rxregs_init
N_RXREGS  rxregs_type := rxregs_init
TXBUSY  slbit := ' 0 '
RXBUSY  slbit := ' 0 '
STAT_L  rlink_tba_stat_type := rlink_tba_stat_init

Records

txregs_type 
state txstate_type
ccmd slv3
snum slv5
crc slv16
braddr slv16
bdata slv16
bloop slbit
tcnt slv16
sopdone slbit
eoppend slbit
rxregs_type 
state rxstate_type
ccmd slv3
crc slv16
bwaddr slv16
data slv16
dcnt slv16
tcnt slv16
ack slbit
err slbit
stat slv8
apend slbit
ano slbit
apat slv16

Detailed Description

Definition at line 56 of file rlink_tba.vhd.

Member Function/Procedure/Process Documentation

◆ proc_regs()

proc_regs (   CLK  
)
Process

Definition at line 171 of file rlink_tba.vhd.

◆ proc_txnext()

proc_txnext (   R_TXREGS ,
  CNTL ,
  DI ,
  RL_BUSY  
)
Process

Definition at line 188 of file rlink_tba.vhd.

◆ proc_rxnext()

proc_rxnext (   R_RXREGS ,
  CNTL ,
  RL_DO ,
  RL_VAL  
)
Process

Definition at line 413 of file rlink_tba.vhd.

Member Data Documentation

◆ d_f_cflag

d_f_cflag integer := 8
Constant

Definition at line 58 of file rlink_tba.vhd.

◆ d_f_data

d_f_data integer range 7 downto 0
Subtype

Definition at line 59 of file rlink_tba.vhd.

◆ f_byte1

f_byte1 integer range 15 downto 8
Subtype

Definition at line 61 of file rlink_tba.vhd.

◆ f_byte0

f_byte0 integer range 7 downto 0
Subtype

Definition at line 62 of file rlink_tba.vhd.

◆ txstate_type

txstate_type ( s_txidle , s_txsop , s_txeop , s_txcmd , s_txal , s_txah , s_txcl , s_txch , s_txdl , s_txdh , s_txcrcl1 , s_txcrch1 , s_txwbld , s_txwbdl , s_txwbdh , s_txcrcl2 , s_txcrch2 )
Type

Definition at line 64 of file rlink_tba.vhd.

◆ txregs_type

txregs_type
Record

Definition at line 84 of file rlink_tba.vhd.

◆ state [1/2]

Definition at line 85 of file rlink_tba.vhd.

◆ ccmd [1/2]

ccmd slv3
Record

Definition at line 86 of file rlink_tba.vhd.

◆ snum

snum slv5
Record

Definition at line 87 of file rlink_tba.vhd.

◆ crc [1/2]

crc slv16
Record

Definition at line 88 of file rlink_tba.vhd.

◆ braddr

braddr slv16
Record

Definition at line 89 of file rlink_tba.vhd.

◆ bdata

bdata slv16
Record

Definition at line 90 of file rlink_tba.vhd.

◆ bloop

bloop slbit
Record

Definition at line 91 of file rlink_tba.vhd.

◆ tcnt [1/2]

tcnt slv16
Record

Definition at line 92 of file rlink_tba.vhd.

◆ sopdone

sopdone slbit
Record

Definition at line 93 of file rlink_tba.vhd.

◆ eoppend

eoppend slbit
Record

Definition at line 94 of file rlink_tba.vhd.

◆ txregs_init

txregs_init txregs_type := ( s_txidle , " 000 " , " 00000 " , ( others = > ' 0 ' ) , ( others = > ' 0 ' ) , ( others = > ' 0 ' ) , ' 0 ' , ( others = > ' 0 ' ) , ' 0 ' , ' 0 ' )
Constant

Definition at line 97 of file rlink_tba.vhd.

◆ rxstate_type

rxstate_type ( s_rxidle , s_rxcmd , s_rxcl , s_rxch , s_rxbabo , s_rxdcl , s_rxdch , s_rxdl , s_rxdh , s_rxstat , s_rxcrcl , s_rxcrch , s_rxapl , s_rxaph , s_rxacl , s_rxach )
Type

Definition at line 109 of file rlink_tba.vhd.

◆ rxregs_type

rxregs_type
Record

Definition at line 128 of file rlink_tba.vhd.

◆ state [2/2]

Definition at line 129 of file rlink_tba.vhd.

◆ ccmd [2/2]

ccmd slv3
Record

Definition at line 130 of file rlink_tba.vhd.

◆ crc [2/2]

crc slv16
Record

Definition at line 131 of file rlink_tba.vhd.

◆ bwaddr

bwaddr slv16
Record

Definition at line 132 of file rlink_tba.vhd.

◆ data

data slv16
Record

Definition at line 133 of file rlink_tba.vhd.

◆ dcnt

dcnt slv16
Record

Definition at line 134 of file rlink_tba.vhd.

◆ tcnt [2/2]

tcnt slv16
Record

Definition at line 135 of file rlink_tba.vhd.

◆ ack

ack slbit
Record

Definition at line 136 of file rlink_tba.vhd.

◆ err

err slbit
Record

Definition at line 137 of file rlink_tba.vhd.

◆ stat

stat slv8
Record

Definition at line 138 of file rlink_tba.vhd.

◆ apend

apend slbit
Record

Definition at line 139 of file rlink_tba.vhd.

◆ ano

ano slbit
Record

Definition at line 140 of file rlink_tba.vhd.

◆ apat

apat slv16
Record

Definition at line 141 of file rlink_tba.vhd.

◆ rxregs_init

rxregs_init rxregs_type := ( s_rxidle , " 000 " , ( others = > ' 0 ' ) , ( others = > ' 0 ' ) , ( others = > ' 0 ' ) , ( others = > ' 0 ' ) , ( others = > ' 0 ' ) , ' 0 ' , ' 0 ' , ( others = > ' 0 ' ) , ' 0 ' , ' 0 ' , ( others = > ' 0 ' ) )
Constant

Definition at line 144 of file rlink_tba.vhd.

◆ R_TXREGS

Definition at line 158 of file rlink_tba.vhd.

◆ N_TXREGS

Definition at line 159 of file rlink_tba.vhd.

◆ R_RXREGS

Definition at line 161 of file rlink_tba.vhd.

◆ N_RXREGS

Definition at line 162 of file rlink_tba.vhd.

◆ TXBUSY

TXBUSY slbit := ' 0 '
Signal

Definition at line 164 of file rlink_tba.vhd.

◆ RXBUSY

RXBUSY slbit := ' 0 '
Signal

Definition at line 165 of file rlink_tba.vhd.

◆ STAT_L

STAT_L rlink_tba_stat_type := rlink_tba_stat_init
Signal

Definition at line 167 of file rlink_tba.vhd.


The documentation for this design unit was generated from the following file: