w11 - vhd 0.794
W11 CPU core and support modules
Loading...
Searching...
No Matches
Constants | Instantiations | Procedures | Processes | Records | Signals | Types
syn Architecture Reference
Architecture >> syn

Processes

proc_regs  ( CLK )
proc_next  ( R_REGS , REQ , WE , BE , DI , ADDR , MEM_DO )

Procedures

  do_dispatch(
pnstate: out state_type
piaddrh_ce: out slbit
piaddr0_ce: out slbit
piaddr0: out slbit
pibe_ce: out slbit
pimem_be: out slv2
pimem_ce: out slbit
pimem_oe: out slbit
pnbe2nd: out slv2
)

Constants

regs_init  regs_type := ( s_init , ' 0 ' , ' 0 ' , " 00 " , ( others = > ' 0 ' ) , ( others = > ' 0 ' ) , ' 0 ' , ( others = > ' 0 ' ) , ( others = > ' 0 ' ) )
c_addrh_rcr_setup  slv22 := " 000 " & " 00 " & " 0000000000 " & ' 1 ' & " 00 " & ' 1 ' & " 000 "

Types

state_type  ( s_init , s_init1 , s_wcinit , s_wcwait , s_wcput , s_rainit , s_rawait , s_idle , s_rdinit , s_rdwait0 , s_rdget0 , s_rdwait1 , s_rdget1 , s_wrinit , s_wrwait0 , s_wrput0 , s_wrini1 , s_wrwait1 , s_wrput1 )

Signals

R_REGS  regs_type := regs_init
N_REGS  regs_type
CLK_180  slbit := ' 0 '
MEM_CE_N  slbit := ' 1 '
MEM_BE_N  slv2 := " 11 "
MEM_WE_N  slbit := ' 1 '
MEM_OE_N  slbit := ' 1 '
MEM_CRE  slbit := ' 0 '
BE_CE  slbit := ' 0 '
ADDRH_CE  slbit := ' 0 '
ADDR0_CE  slbit := ' 0 '
ADDRH  slv22 := ( others = > ' 0 ' )
ADDR0  slbit := ' 0 '
DATA_CEI  slbit := ' 0 '
DATA_CEO  slbit := ' 0 '
DATA_OE  slbit := ' 0 '
MEM_DO  slv16 := ( others = > ' 0 ' )
MEM_DI  slv16 := ( others = > ' 0 ' )

Records

regs_type 
state state_type
ackr slbit
addr0 slbit
be2nd slv2
cntdly slv3
cntce slv7
fidle slbit
memdo0 slv16
memdi slv32

Instantiations

iob_mem_ce  iob_reg_o <Entity iob_reg_o>
iob_mem_be  iob_reg_o_gen <Entity iob_reg_o_gen>
iob_mem_we  iob_reg_o <Entity iob_reg_o>
iob_mem_oe  iob_reg_o <Entity iob_reg_o>
iob_mem_cre  iob_reg_o <Entity iob_reg_o>
iob_mem_addrh  iob_reg_o_gen <Entity iob_reg_o_gen>
iob_mem_addr0  iob_reg_o <Entity iob_reg_o>
iob_mem_data  iob_reg_io_gen <Entity iob_reg_io_gen>

Detailed Description

Definition at line 145 of file nx_cram_memctl_as.vhd.

Member Function/Procedure/Process Documentation

◆ proc_regs()

proc_regs (   CLK)

Definition at line 328 of file nx_cram_memctl_as.vhd.

◆ do_dispatch()

do_dispatch (   pnstate out state_type ,
  piaddrh_ce out slbit ,
  piaddr0_ce out slbit ,
  piaddr0 out slbit ,
  pibe_ce out slbit ,
  pimem_be out slv2 ,
  pimem_ce out slbit ,
  pimem_oe out slbit ,
  pnbe2nd out slv2  
)
Procedure

Definition at line 363 of file nx_cram_memctl_as.vhd.

◆ proc_next()

proc_next (   R_REGS ,
  REQ ,
  WE ,
  BE ,
  DI ,
  ADDR ,
  MEM_DO  
)
Process

Member Data Documentation

◆ state_type

state_type ( s_init , s_init1 , s_wcinit , s_wcwait , s_wcput , s_rainit , s_rawait , s_idle , s_rdinit , s_rdwait0 , s_rdget0 , s_rdwait1 , s_rdget1 , s_wrinit , s_wrwait0 , s_wrput0 , s_wrini1 , s_wrwait1 , s_wrput1 )
Type

Definition at line 147 of file nx_cram_memctl_as.vhd.

◆ regs_type

regs_type
Record

Definition at line 169 of file nx_cram_memctl_as.vhd.

◆ state

state state_type
Record

Definition at line 170 of file nx_cram_memctl_as.vhd.

◆ ackr

ackr slbit
Record

Definition at line 171 of file nx_cram_memctl_as.vhd.

◆ addr0

addr0 slbit
Record

Definition at line 172 of file nx_cram_memctl_as.vhd.

◆ be2nd

be2nd slv2
Record

Definition at line 173 of file nx_cram_memctl_as.vhd.

◆ cntdly

cntdly slv3
Record

Definition at line 174 of file nx_cram_memctl_as.vhd.

◆ cntce

cntce slv7
Record

Definition at line 175 of file nx_cram_memctl_as.vhd.

◆ fidle

fidle slbit
Record

Definition at line 176 of file nx_cram_memctl_as.vhd.

◆ memdo0

memdo0 slv16
Record

Definition at line 177 of file nx_cram_memctl_as.vhd.

◆ memdi

memdi slv32
Record

Definition at line 178 of file nx_cram_memctl_as.vhd.

◆ regs_init

regs_init regs_type := ( s_init , ' 0 ' , ' 0 ' , " 00 " , ( others = > ' 0 ' ) , ( others = > ' 0 ' ) , ' 0 ' , ( others = > ' 0 ' ) , ( others = > ' 0 ' ) )
Constant

Definition at line 181 of file nx_cram_memctl_as.vhd.

◆ c_addrh_rcr_setup

c_addrh_rcr_setup slv22 := " 000 " & " 00 " & " 0000000000 " & ' 1 ' & " 00 " & ' 1 ' & " 000 "
Constant

Definition at line 193 of file nx_cram_memctl_as.vhd.

◆ R_REGS

R_REGS regs_type := regs_init
Signal

Definition at line 202 of file nx_cram_memctl_as.vhd.

◆ N_REGS

N_REGS regs_type
Signal

Definition at line 203 of file nx_cram_memctl_as.vhd.

◆ CLK_180

CLK_180 slbit := ' 0 '
Signal

Definition at line 205 of file nx_cram_memctl_as.vhd.

◆ MEM_CE_N

MEM_CE_N slbit := ' 1 '
Signal

Definition at line 206 of file nx_cram_memctl_as.vhd.

◆ MEM_BE_N

MEM_BE_N slv2 := " 11 "
Signal

Definition at line 207 of file nx_cram_memctl_as.vhd.

◆ MEM_WE_N

MEM_WE_N slbit := ' 1 '
Signal

Definition at line 208 of file nx_cram_memctl_as.vhd.

◆ MEM_OE_N

MEM_OE_N slbit := ' 1 '
Signal

Definition at line 209 of file nx_cram_memctl_as.vhd.

◆ MEM_CRE

MEM_CRE slbit := ' 0 '
Signal

Definition at line 210 of file nx_cram_memctl_as.vhd.

◆ BE_CE

BE_CE slbit := ' 0 '
Signal

Definition at line 211 of file nx_cram_memctl_as.vhd.

◆ ADDRH_CE

ADDRH_CE slbit := ' 0 '
Signal

Definition at line 212 of file nx_cram_memctl_as.vhd.

◆ ADDR0_CE

ADDR0_CE slbit := ' 0 '
Signal

Definition at line 213 of file nx_cram_memctl_as.vhd.

◆ ADDRH

ADDRH slv22 := ( others = > ' 0 ' )
Signal

Definition at line 214 of file nx_cram_memctl_as.vhd.

◆ ADDR0

ADDR0 slbit := ' 0 '
Signal

Definition at line 215 of file nx_cram_memctl_as.vhd.

◆ DATA_CEI

DATA_CEI slbit := ' 0 '
Signal

Definition at line 216 of file nx_cram_memctl_as.vhd.

◆ DATA_CEO

DATA_CEO slbit := ' 0 '
Signal

Definition at line 217 of file nx_cram_memctl_as.vhd.

◆ DATA_OE

DATA_OE slbit := ' 0 '
Signal

Definition at line 218 of file nx_cram_memctl_as.vhd.

◆ MEM_DO

MEM_DO slv16 := ( others = > ' 0 ' )
Signal

Definition at line 219 of file nx_cram_memctl_as.vhd.

◆ MEM_DI

MEM_DI slv16 := ( others = > ' 0 ' )
Signal

Definition at line 220 of file nx_cram_memctl_as.vhd.

◆ iob_mem_ce

iob_mem_ce iob_reg_o
Instantiation

Definition at line 250 of file nx_cram_memctl_as.vhd.

◆ iob_mem_be

iob_mem_be iob_reg_o_gen
Instantiation

Definition at line 261 of file nx_cram_memctl_as.vhd.

◆ iob_mem_we

iob_mem_we iob_reg_o
Instantiation

Definition at line 271 of file nx_cram_memctl_as.vhd.

◆ iob_mem_oe

iob_mem_oe iob_reg_o
Instantiation

Definition at line 281 of file nx_cram_memctl_as.vhd.

◆ iob_mem_cre

iob_mem_cre iob_reg_o
Instantiation

Definition at line 291 of file nx_cram_memctl_as.vhd.

◆ iob_mem_addrh

iob_mem_addrh iob_reg_o_gen
Instantiation

Definition at line 301 of file nx_cram_memctl_as.vhd.

◆ iob_mem_addr0

iob_mem_addr0 iob_reg_o
Instantiation

Definition at line 309 of file nx_cram_memctl_as.vhd.

◆ iob_mem_data

iob_mem_data iob_reg_io_gen
Instantiation

Definition at line 323 of file nx_cram_memctl_as.vhd.

The documentation for this design unit was generated from the following file: